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Ternary oxides, GdScO3, DyScO3, and LaScO3, deposited by pulsed laser deposition using ceramics
targets of stoichiometric composition, were studied as alternative high-k gate dielectrics on s100d Si.
Their physical characterization was done using Rutherford backscattering, spectroscopic
ellipsometry, x-ray diffraction, and transmission electron microscopy on blanket layers deposited on
s100d Si, and electrical characterization on capacitors. It is found that DyScO3 and GdScO3 preserve
their amorphous phases up to 1000 °C. Other encouraging properties for high k applications were
demonstrated, including k-value ,22, almost no hysteresis or frequency dispersion in C–V curves,
and leakage current reduction comparable to that of HfO2 of the same equivalent oxide thickness.
© 2005 American Institute of Physics. fDOI: 10.1063/1.1886249g
High-k materials have been widely studied in recent
years to meet the urgent need of industry for alternative di-
electrics with a subnanometer equivalent oxide thickness
sEOTd sRefs. 1–3d for silicon metal-oxide-semiconductor
sMOSd devices. Unfortunately, all the promising candidate
materials studied have their own merits and problems. Up to
now, no material is found to meet all requirements imposed:
the chemical/structural stability in contact with Si at high
temperature, the large bandgap and conduction/valence band
offsets to Si, high k-value and preservation of the amorphous
morphology at the CMOS processing thermal budget. HfO2,
the most widely studied material, for instance, has a k value
around 20, a band gap around 5.6 eV, and conductive/
valence band offsets to Si 2.0 eV/2.5 eV.4–8 However, the
thermal stability of amorphous HfO2, grown using different
deposition techniques, is poor. Polycrystalline layers are
formed at temperatures much lower s500–550 °Cd than the
thermal budget of the currently used CMOS processing sT
.900 °Cd.9,10 Another drawback is related to the fact that
HfO2 is a poor oxygen diffusion barrier, so SiO2 interfacial
layer always forms during annealing in oxygen-containing
ambient, which sets a limit of scalability of the EOT.
Recently, ternary rare-earth metal oxides such as
GdScO3, DyScO3, and LaScO3 are emerging as high-k can-
didates. A k-value of about 20 has been demonstrated with
GdScO3, DyScO3, and LaScO3 epitaxial layers deposited on
a buffer layer on Si.11 An optical study on single crystalline
GdScO3 and SmScO3 sRef. 12d demonstrated large band
gaps. The authors13 reported also internal photoemission
sIPEd and photoconductivity sPCd measurements of GdScO3,
DyScO3, and LaScO3, showing a large band gap around
5.6–5.8 eV and large conduction and valence band offsets to
Si. Good oxygen diffusion barrier properties are also ex-
pected based on the similarity of their properties to Al2O3.
Phase diagrams of the Sc-containing ternary systems show
relatively low melting temperatures,14 suggesting high crys-
tallization onset temperatures. This is an obstacle for growth
of the epitaxial layer,11 but good news for those who are
looking for amorphous high-k layers. In this letter, we
present a systematic study on amorphous GdScO3, DyScO3,
and LaScO3 layers, deposited using off-axial pulsed laser
deposition sPLDd.
Blanket layers of GdScO3, DyScO3, and LaScO3 with
different nominal thicknesses were deposited directly with
PLD sRef. 11d on 2-in. s100d Si substrates for physical char-
acterizations. Ceramics with stoichiometric compositions
were used as deposition targets. The deposition was con-
ducted in a N2 ambient under a pressure of 5310−4 mbar
with a substrate temperature between 550 and 570 °C. SE
was used for the measurement of thickness and refractive
index, TEM for thickness and morphology, and RBS for
atomic coverage per unit area. High-temperature grazing in-
cidence XRD was conducted to study the thermal stability of
the amorphous phase. Similar layers were grown, under the
same conditions, on 2-in. substrates cut out of 8-in. p-type Si
s100d wafers with a lateral SiO2 isolation structure for ca-
pacitor formation with wet-etched electrodes, enabling I–V
and C–V characterization. In both cases, the layers were
grown after a wet IMEC clean, resulting in a chemical oxide
of around 0.8-nm thickness. Layers about 80 nm were de-
posited as calibration samples to be measured by RBS to
control the composition of the layers and to determine the
deposition rate. It is found that the thick layers have compo-
sitions close to stoichiometric, MScO3+x, where M stands for
the rare-earth metals, and x is about 0.5. The layers with
nominal thickness of 5, 10, and 20 nm were deposited using
the measured deposition rate. RBS shows the same atomic
ratio of M and Sc for the thin layers to the thick ones. The
thicknesses of the thin layers are too small to give reliable
oxygen content.
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To check the lateral uniformity of the layers, RBS and
SE measurements have been done on 5 selected spots along
the diameter of the 2-in. wafers. TEM observation confirmed
the SE thickness, with a marginal difference s,10% d. Fig-
ure 1 presents a cross-sectional TEM image of the DyScO3
layer with nominal thickness of 10 nm, showing an amor-
phous layer of about 18 nm in thickness with a rough top
surface and ,1-nm thick interfacial SiO2 layer. SE measure-
ments found a gradient in thickness, symmetric along the
wafer radius, and atomic coverage data from RBS show
similar profiles. The maximum difference in thickness, from
the center to the edge, is about 20%. The densities were
calculated from the SE and RBS data. Compared to the bulk
crystal densities of the 3 scandates, the measured relative
densities are about 70%. This low relative density measured
may partly be attributed to the density difference between
amorphous and crystalline phases. Also, an overestimation in
thickness measurement might have caused an underestima-
tion of the density. In fact, the top surface of the layer is so
rough, as revealed by TEM, that both SE and TEM overes-
timate the thickness by measuring the maximum instead of
the average. In addition to these, the low density might indi-
cate also the presence of pores in the layers. The TEM pic-
ture in Fig. 1 reveals that the high-k layer is composed of two
sublayers, a dense one on bottom and a porous one on top.
The pores, with contrast different from the bottom sublayer,
are relative to the surface roughness, and seem to form open
wells in the layer. The depths of the wells are different, and
the deepest wells reach the bottom of the top sublayer.
In order to study the morphology of the as-deposited
layers and its thermal stability during annealing, high-
temperature XRD measurements were conducted as de-
scribed elsewhere.15 XRD spectra of DyScO3 measured at
different temperatures snot shownd indicate that the layer re-
mains amorphous after annealing at 1000 °C for 30 min, but
crystallizes at 1100 °C into hexagonal Dy2O3. GdScO3 ex-
hibits almost the same crystallization behavior as DyScO3,
while LaScO3 crystallizes at 800 °C into tetragonal LaScO3.
The above observation of high crystallization onset tempera-
ture suggests DyScO3 and GdScO3 to be highly promising
for application as high-k gate dielectrics, for which an amor-
phous structure is preferred. It must be indicated that the
onset temperature has been obtained in porous layers, in
which the porosity might also influence the results. Further
works need to be done on dense layers.
Figure 2 plots the capacitance versus voltage sC–Vd
curves measured on the MOS capacitors using 50 nm sput-
tered TiN as gate electrode, DyScO3 layers as dielectrics, and
p-type Si wafers treated by IMEC clean as substrates. The
C–V curves measured under forward and reverse voltage
sweep direction overlap each other, as shown in Fig. 2sad,
indicating a very small hysteresis s,30 mVd. The curves
also exhibit small humps, implying the presence of slow
traps in the scandate layers. C–V curves measured at differ-
ent frequencies are compared in Fig. 2sbd and show a small
dispersion, mainly related to the hump part in the curves. The
lower the frequency is, the larger is the hump. This confirms
that the hump is due to the presence of slow states, which the
contribution to the total MOS capacitance is determined by
response time and, therefore, is frequency dependent. The
accumulation capacitance is also slightly frequency depen-
dent, which might be due to the effect of series resistance.16
To extract the k-value of the studied insulators, C–V
curves of the capacitors at the center of the wafers with dif-
ferent scandate thickness were analyzed by using Hauser
fitting.16 The EOT, the flat band voltage, and the fixed charge
density were obtained from this fitting. Figure 3 depicts the
obtained EOT vs physical thickness curves. The experimen-
tal data points distribute along a straight line with small dis-
persion, suggesting the three scandates to have close
k-values. From the slope of the line, the k value can be ex-
FIG. 2. C–V curves of the p-Si/DyScO3/TiN capacitors measured at
100 kHz using both voltage sweep directions sad and at different frequencies
with voltage swept from accumulation to inversion sbd.
FIG. 1. Cross-sectional TEM image of a DyScO3 layer deposited using PLD
onto ,0.8 nm chemical oxide on Si.
FIG. 3. EOT versus thickness as measured by spectroscopic ellipsometry.
The slope of the line gives a k value around 22.
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tracted as 22±3. Extrapolation of the line to zero SE thick-
ness gives out the thickness of the interfacial layer of about
1 nm, consistent with the results of TEM observations and
the nominal thickness of chemical oxide grown during IMEC
wet clean using ozonated water.
The leakage currents and breakdown voltage determined
from I–V measurements change with the position along the
wafer radius due to the thickness gradient. The thicker the
layer is, the lower is the leakage current, and the higher is the
breakdown voltage. Figure 4 compares the gate leakage cur-
rent of the scandates measured under the bias of 1 V below
the flat band voltage to those of HfO2 layers in the same
MOS structure. The leakage current reduction of the scan-
date insulators is comparable to HfO2 insulators in the same
MOS structures. This is an encouraging result. In the previ-
ous work,13 the authors studied the energy band alignment of
the scandate layers systematically, where the IPE and photo-
conductivity spectral thresholds were used to determine the
energy band diagram. It has been found that the bandgaps
relative to Gd, Dy, and La are ,5.6 eV, and the offsets of
conduction/valence bands to Si are 2.0/2.5 eV, i.e., close to
those in HfO2. The low leakage current obtained from the
capacitor measurements is consistent with the results of en-
ergy band alignment determination.
Another feature of the data shown in Fig. 4 is the large
deviation in the leakage reduction. Such large deviation
should be derived from the poor control of the layer quality
in the PLD, which is still an experimental deposition tech-
nique. As shown in Fig. 1, the as-deposited layer has a po-
rous top sublayer. It might be the random presence of the
pores that results in the data deviation. Figure 4 reveals that
the leakage reduction of the scandate layers degrades with
the increase of the EOT. This degradation might be also rela-
tive to the porosity observed in the top sublayers. From the
TEM picture, one can see that the bottom sublayer is about
8 nm. This thickness corresponds to an EOT around 1.5 for
materials with a k-value about 20. In the layers thicker than
8 nm, the thickness added to this 8 nm sublayer induces po-
rosity. Its contribution to the leakage reduction is much less
than a dense layer. The porosity in the top sublayer is
a confusing phenomenon and need further experimental
studies.
To conclude, we have demonstrated that the structural
and electrical properties of ternary oxides sLaScO3, GdScO3,
and DyScO3d are promising for application as high-k dielec-
trics. These properties include k-value and energy band
alignment close to those of HfO2, good C–V behavior, low
leakage levels comparable to HfO2, and a much higher crys-
tallization onset temperature than HfO2. For GdScO3 and
DyScO3 layers, the dominant phase after annealing at
1000 °C for 30 min is amorphous. Such annealing condi-
tions are harsher than the thermal budget of current CMOS
processing. Thus, an amorphous layer with good high-k
properties can be expected to preserve its properties through
the whole MOS process. In the present work, the layers were
deposited on a 1 nm chemical SiO2, which set a limit of EOT
reduction: The lowest EOT achieved here is about 1.7 nm,
corresponding to a leakage current around 5310−7 A/cm2.
The work on the capacitors with scandate layers deposited on
the hydrogen passivated Si surface is in progress aiming at
evaluation of the thermal stability of the interface between
the high k layer and Si substrate, which is critical to further
scalability of the gate stack.
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